

**MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA**

Order this document
by MC88110EC/D

MC88110

Advance Information

MC88110 RISC Microprocessor

This document contains electrical characteristics, pin grid array pinouts, and mechanical drawings for the MC88110. It is divided into three distinct sections: MC88110 Preliminary Electrical Specifications, MC88110 Pin Grid Array Pinout, and MC88110 Mechanical Drawing. The contents of this document are arranged as follows:

	Page Numbers
•MC88110 Preliminary Electrical Specifications	2 – 8
Table 1. Maximum Ratings	2
Table 2. DC Electrical Characteristics	2
Table 3. Clock AC Timing Specifications	3
Table 4. Input AC Timing Specifications	3
Table 5. Output AC Timing Specifications	4
Figure 1. Clock Input Timing Diagram	5
Figure 2. Read/Write Timing Diagram	6
Figure 3. Bus Arbitration Timing Diagram	7
Figure 4. Snoop Timing Diagram	8
Figure 5. Other Signals Timing Diagram	8
•MC88110 Pin Grid Array Pinout	9 – 11
Pin Assignments	9
Table 6. MC88110 Signals and Pin Locations	10–11
•MC88110 Mechanical Drawing	12

This document contains information on a new product. Specifications and information herein are subject to change without notice.



MOTOROLA

MC88110 Preliminary Electrical Specifications

WARNING: The following electrical and timing specifications are preliminary and subject to change without notice. These figures are approximate, use them for tentative planning purposes only.

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V _{dd}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.8 to +7.0	V
Maximum Operating Junction Temperature	T _J	110	°C
Recommended Operating Junction Temperature Range	T _J	0 to 85	°C
Storage Temperature Range	T _{stq}	-55 to 150	°C

Table 2. DC Electrical Characteristics

Characteristic	Common	Symbol	Min	Max	Unit
Input High Voltage	All inputs except the CLK	V _{IH}	2	V _{dd}	V
Input Low Voltage	All inputs except the CLK	V _{IL}	GND	0.8	V
CLK Input High Voltage		C _{VIH}	2.4	V _{dd}	V
CLK Input Low Voltage		C _{VL}	GND	0.5	V
Input Leakage Current GND<=V _{IN} <=V _{dd}		I _{in}	TBD	TBD	μA
Hi-Z (Off-State) Leakage Current @ 0.5/2.4 V		I _{TSI}	TBD	TBD	μA
Signal Low Input Current V _{IL} =0.8 V and V _{IH} =2.0 V	TMS,TDI,TRST	I _{IL} , I _{IH}	50	500	μA
Output High Voltage I _{OH} =20mA		V _{OH}	2.4	-	V
Output Low Voltage I _{OL} =20mA		V _{OL}	-	0.5	V
Capacitance (see Note) V _{in} =0 V, f=1 MHz		C _{in}	-	15	pF
Typical Power Dissipation (ambient)	50 MHz 40 MHz	P _D	-	10 8.5	W

NOTE: Capacitance is periodically sampled rather than 100% tested.

Copyright (c) 1988-93 Reed Publishing (USA) Inc.
ALL RIGHTS RESERVED.

THIS IMAGE DATABASE HAS BEEN CREATED BY CAHNERS
TECHNICAL INFORMATION SERVICE, A DIVISION OF
REED PUBLISHING (USA), AND IS PROPRIETARY TO
CAHNERS TECHNICAL INFORMATION SERVICE. NO PART
OF THIS DATABASE MAY BE DUPLICATED IN HARD COPY
OR MACHINE READABLE FORM WITHOUT PRIOR WRITTEN
AUTHORIZATION FROM CAHNERS TECHNICAL INFORMATION
SERVICE, EXCEPT THAT LICENSEE IS GRANTED A
LIMITED, NON-EXCLUSIVE LICENSE TO REPRODUCE
LIMITED PORTIONS OF THE DATABASE FOR LICENSEE'S
INTERNAL USE PROVIDED THAT A SUITABLE NOTICE OF
COPYRIGHT IS INCLUDED ON ALL COPIES. UNDER NO
CIRCUMSTANCES MAY COPIES BE MADE FOR RESALE IN
ANY MEDIA.

Table 3. Clock AC Timing Specifications

V_{dd}=5.0, V_{dc} ± 5%, GND=0 V_{dc}

Num.	Note	Characteristic	40 MHz		50 MHz		Unit
			Min	Max	Min	Max	
		Frequency of Operation	33	40	33	50	MHz
1		CLK Cycle Time	25	30	20	30	ns
2	1	CLK Rise Time	—	2	—	2	ns
3	1	CLK Fall Time	—	2	—	2	ns
4		CLK Duty Cycle Measured at 1.4 V	40	60	40	60	%
4a		CLK Pulse Width High Measured at 1.4 V	10	22	8	22	ns
4b		CLK Pulse Width Low Measured at 1.4 V	10	22	8	22	ns

NOTE: While the rise and fall times for the CLK input will be measured from 0.8 to 2.0 volts, the CLK signal is expected to swing from 0.5 to 2.4 volts.

Table 4. Input AC Timing Specifications

V_{dd}=5.0, V_{dc} ± 5%, GND=0 V_{dc}

Num.	Notes 1, 3	Characteristic	40 MHz		50 MHz		Unit
			Min	Max	Min	Max	
5		Data, Byte Parity in Valid to CLK (setup)	10	—	9	—	ns
6		CLK to Data, Byte Parity in Invalid (hold)	—	—	-3	—	ns
7		PTA, TA, TEA, TRTRY, AACK Valid to CLK (setup)	12	—	9	—	ns
7A		ARTRY, SHD Valid to CLK (setup)	12	—	8	—	ns
8		CLK to PTA, TA, TEA, TRTRY, AACK, ARTRY, SHD in Invalid (hold)	-4	—	-3	—	ns
9		DBG and BG Valid to CLK (setup)	12	—	9	—	ns
10		CLK to <u>DBG</u> and <u>BG</u> Invalid (hold)	-2	—	-1	—	ns
11	4	Address Valid to CLK (setup)	6	—	4	—	ns
12	4	CLK to Address Invalid (hold)	2	—	2	—	ns
13		<u>SR</u> in Valid to CLK (setup)	12	—	9	—	ns
14		CLK to <u>SR</u> in Invalid (hold)	-2	—	-1	—	ns
15		<u>ABB</u> and <u>DBB</u> in Valid to CLK (setup)	12	—	9	—	ns
16		CLK to <u>ABB</u> and <u>DBB</u> in Invalid (hold)	-2	—	-1	—	ns
17	2	NMI, INT, RST and DBUG Valid to CLK (setup)	6	—	4	—	ns
18		CLK to NMI, INT, RST and DBUG Invalid (hold)	2	—	2	—	ns

NOTES:

- All input specs are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V of the input CLK. Input timings are measured at the pin.
- These signals will pass through one clock of debounce circuitry internal to the processor before being functionally recognized. They need to be held asserted for at least the full span of one clock cycle.
- These numbers are for operation at the frequency specified in the column heading only.

For reduced frequency operation of a 50 MHz part apply the following formulas to these specs:

$$\#5, 7, 9, 13, 15: \text{Min} = T_{\text{cyc}}/4 + 4 \text{ ns}$$

$$\#6, 8: \text{Min} = -T_{\text{cyc}}/4 + 2 \text{ ns}$$

$$\#7A: \text{Min} = T_{\text{cyc}}/4 + 3 \text{ ns}$$

$$\#10, 14, 16: \text{Min} = -T_{\text{cyc}}/4 + 4 \text{ ns}$$

For reduced frequency operation of a 40 MHz part apply the following formulas to these specs:

$$\#5, 7, 7A, 9, 13, 15: \text{Min} = T_{\text{cyc}}/4 + 5.75 \text{ ns}$$

$$\#6, 8: \text{Min} = -T_{\text{cyc}}/4 + 2.25 \text{ ns}$$

$$\#10, 14, 16: \text{Min} = -T_{\text{cyc}}/4.25 + 4 \text{ ns}$$

- These control signals have timing that coincides with address: TBST, R/W, INV, GBL.

Table 5. Output AC Timing Specifications

$V_{dd}=5.0$, $V_{dc} \pm 5\%$, GND=0 V_{dc}

Num.	Notes 1,5	Characteristic	40 MHz		50 MHz		Unit
			Min	Max	Min	Max	
19	4	CLK to Address Valid	5	17	4	15	ns
20	4	CLK to Address Invalid	5	-	4	-	ns
21	2	CLK to \overline{TS} , \overline{ABB} , \overline{DBB} Asserted, Negated	0	11	0	10	ns
22		CLK to Data, Byte Parity, \overline{BPE} out Valid	5	17	4	15	ns
23		CLK to Data, Byte Parity, \overline{BPE} out Invalid	5	-	4	-	ns
24		CLK to Data, Byte Parity, \overline{BPE} out Hi-Impedance	5	15	4	12	ns
25	4	CLK to Address Hi-Impedance	5	15	4	12	ns
26		CLK to \overline{TS} , \overline{ABB} , \overline{DBB} Hi-Impedance	11	20	9	17	ns
27		CLK to Output Lo-Impedance	5	-	4	-	ns
27A		CLK to \overline{ABB} , \overline{DBB} , \overline{TS} Lo-Impedance	0	-	0	-	ns
28		CLK to \overline{BR} Asserted	0	11	0	10	ns
29		CLK to \overline{BR} Negated	0	11	0	10	ns
30		CLK to $\overline{SSTAT1}$ and $\overline{SSTAT0}$ Asserted	0	11	0	10	ns
31	3	CLK to $\overline{SSTAT0}$ and $\overline{SSTAT1}$ Negated	-	17	-	15	ns
32		CLK to $\overline{SSTAT0}$ and $\overline{SSTAT1}$ Hi-Impedance	17	27	14	22	ns
33		CLK to PSTAT2-0 Valid		17	4	15	ns
33A		CLK to PSTAT2-0 Invalid	5	-	4	-	ns

NOTES:

- All outputs except \overline{TS} and $\overline{SSTAT}(1-0)$ are specified with an output load of 50pF and a line length of 6 inches. \overline{TS} and $\overline{SSTAT}(1-0)$ are specified with a load of 60pF and a line length of 6 inches. All output timing specifications assume a board impedance in the range of 50 ohms to 90 ohms and a dielectric constant in the range of 2 to 6. All output specs are measured from the 1.4 V of the input CLK to the TTL level (0.8 to 2.0 V) of the signal in question. Outputs are measured both at the pin and at the end of the 6 inch line.
- The shared outputs \overline{TS} , \overline{ABB} , \overline{DBB} , $\overline{SSTAT}(1-0)$ must have pull-up resistors to hold them negated when there is no bus master.
- Because $\overline{SSTAT0}$ and $\overline{SSTAT1}$ may be asserted by more than one processor, they are negated in a unique fashion. First all processors will three-state for 4 ns, and then, the signal will be driven high by all processors. This protocol should prevent driver contention on these signals.
- These control signals have timing that coincides with address: TSIZ1-0, \overline{TBST} , TC3-0, UPA1-0, R/W, LK, CI, WT, INV, MC, GBL. \overline{TS} , \overline{ABB} and \overline{DBB} are asserted $T_{cyc}/4$ prior to Address.
- These numbers are for operation at the frequency specified in the column heading only.

For reduced frequency operation of a 50-MHz part apply the following formulas to these specs:

$$\#19,20,22,23,24,25,27,33,33A: \text{Min} = T_{cyc}/4 - 1 \text{ ns}$$

$$\#19,22,31,33: \text{Max} = T_{cyc}/4 + 10 \text{ ns}$$

$$\#24,25: \text{Max} = T_{cyc}/4 + 7 \text{ ns}$$

$$\#26: \text{Min} = T_{cyc}/2 - 1 \text{ ns}$$

$$\#26: \text{Max} = T_{cyc}/2 + 7 \text{ ns}$$

$$\#32: \text{Min} = 3T_{cyc}/4 - 1 \text{ ns}$$

$$\#32: \text{Max} = 3T_{cyc}/4 + 7 \text{ ns}$$

For reduced frequency operation of a 40-MHz part apply the following formulas to these specs:

$$\#19,20,22,23,24,25,27,33,33A: \text{Min} = T_{cyc}/4 - 1.25 \text{ ns}$$

$$\#19,22,31,33: \text{Max} = T_{cyc}/4 + 10.75 \text{ ns}$$


$$\#24,25: \text{Max} = T_{cyc}/4 + 8.75 \text{ ns}$$

$$\#26: \text{Min} = T_{cyc}/2 - 1.5 \text{ ns}$$

$$\#26: \text{Max} = T_{cyc}/2 + 8.5 \text{ ns}$$

$$\#32: \text{Min} = 3T_{cyc}/4 - 1.75 \text{ ns}$$


$$\#32: \text{Max} = 3T_{cyc}/4 + 8.25 \text{ ns}$$



VM = Midpoint Voltage (1.4 V)


Figure 1. Clock Input Timing Diagram

"PRELIMINARY"



NOTE: Signals that coincide with addresses and attributes are:
 GBL, TSIZ1-0, TBST, TC2-0, UPA1-0, R/W, LK, CI, WT, INV, MC,

Figure 2. Read/Write Timing Diagram



NOTE: Signals that coincide with addresses and attributes are:
A31-0, T, T21-0, TBST, TC2-0, UPA1-0, R/W, LK, CI, WT, INV, MC,
GBL

Figure 3. Bus Arbitration Timing Diagram




Figure 4. Snooze Timing Diagram




Figure 5. Other Signals Timing Diagram

MC88110 Pin Grid Array Pinout

This section contains the pin assignments and package dimension diagrams for the MC88110, and also information to be used as a guide when ordering.

Pin Assignments

The MC88110 is available in a 299-pin package. The following figure shows the pin assignment for the MC88110. Power and ground pins are divided into those used for internal signals, external signals and buses, and clocking. These groupings are listed in Table 6.

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	S	T	U	V	W	
1	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	
2	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	
3	TC1	TC2	TSIZ1	TBST	R/W	A31	A30	A29	A22	A20	A18	A16	A13	A11	A9	A7	A5	A0	SSTAT1	ARTRY	
4	DBUG	TC3	LR	UPA1	UPA0	Vdd_I	Vdd_E	Vdd_E	Vdd_E	Vdd_I	Vdd_E	Vdd_I	Vdd_E	Vdd_I	Vdd_E	A2	A1	ABB	MC	TEA	
5	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	
6	RST	GND_I	CLINE	CI	WT	TC0	GND_I	GND_E	SSTAT0	INV	TS	TRTRY									
7	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	
8	NMI	Vdd_I	GND_I	RSVD	GND_I	Vdd_I	GND_E	Vdd_I	GND_I	GND_E	Vdd_I	GND_E	GND_I	Vdd_I	Vdd_E	GND_E	Vdd_E	GND_I	SR	SHD	PTA
9	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	
10	INT	GND_I	GND_I	NC	Vdd_E													GND_E	Vdd_I	AACK	DBG
11	Vdd_I	NC	Vdd_I	GND_I	Vdd_I													GND_I	GND_E	Vdd_E	BG
12	TDO	NC	GND_I	GND_I	GND_E													GND_E	Vdd_I	CKMON	BR
13	TRST	Vdd_I	GND_I	GND_I	Vdd_E													GND_I	GND_E	Vdd_E	BDB
14	TMS	NC	GND_I	GND_I	Vdd_I													Vdd_C	CLK	Vdd_E	BPE
15	TCK	Vdd_I	GND_I	Vdd_I	GND_I													GND_E	Vdd_I	GND_I	D0
16	TDI	O	O	O	O													GND_I	GND_E	Vdd_E	D1
17	RES1	RES2	GND_I	Vdd_I	GND_I													Vdd_C	CLK	Vdd_E	D2
18	PSTAT2	PSTAT1	Vdd_I	GND_I	Vdd_I													GND_E	Vdd_I	GND_I	D3
19	PSTAT0	BP7	GND_I	Vdd_I	GND_I	Vdd_E	GND_E	Vdd_I	GND_E	Vdd_I	GND_I	Vdd_I	GND_E	Vdd_I	GND_E	Vdd_E	D18	D17	D13	D4	
20	BP6	BP5	GND_I	D62	GND_I	GND_I	GND_E	GND_I	O	O	O	O									
	BP4	BP2	BP1	D60	GND_I	Vdd_E	Vdd_I	Vdd_E	Vdd_E	Vdd_I	Vdd_E	Vdd_E	Vdd_E	Vdd_I	Vdd_E	Vdd_E	D24	D23	D19	D14	
	BP3	BP0	D63	D61	D55	D53	D51	D49	D47	D45	D43	D41	D39	D36	D32	D33	D30	D26	D22	D16	
	D59	D58	D57	D56	D54	D52	D50	D48	D46	D44	D42	D40	D38	D37	D35	D34	D31	D29	D27	D21	

NOTES: NC = do not connect

CKMON is an output test pin and should be left unconnected

RSVD should be pulled to Vdd through a 10K ohm resistor

Table 6. MC88110 Signals and Pin Locations

Signal	Pin Location
Internal Logic V _{dd}	A7, A8, B5, B8, B10, B12, C7, C15, D8, D12, D14, D16, E7, E11, E13, E15, F3, F5, G16, G18, H5, J16, K3, K5, L16, L18, M3, N5, N16, P3, R16, R18, S4, S15, T6, T8, T12, T14, U10, W7
External Signals and Buses V _{dd}	E6, E10, F18, G3, H3, H18, J3, J18, K18, L3, M18, N3, N18, P5, P18, R3, S5, S18, T16, U7, U9, U11, U13, U15, T15
Clock V _{dd}	S11
Internal Logic GND	B4, B6, C5, C6, C8, C9, C10, C11, C12, C13, C14, C16, C17, D7, D10, D11, D13, D15, E5, E8, E12, E14, E16, E17, E18, F17, G4, H17, J4, K17, L4, M5, M16, M17, N4, N17, P17, R4, S7, S9, S13, S17, T5, U8, U12
External Signals and Buses GND	D9, E9, F16, G5, G17, H4, H16, J5, J17, K4, K16, L5, L17, M4, P4, P16, R5, R17, S6, S8, S12, S14, S16, T7, T9, T10, T13
Clock GND	S10
CLK	T11
A31–0	F2,G2,H2,C1,D1,E1,F1,G1,H1,J2,J1,K2,K1,L2,L1,M2,M1,N1,N2,P1,P2, R1,R2,S1,S2,T1,T2,U1,V1,S3,T3,U2
TS	V4
TSIZ1–0	C2,B1
R/W	E2
TC3–0	B3,B2,A2,F4
LK	C3
WT	E4
UPA1–0	D3,E3
CI	D4
MC	V3
INV	U4
GBL	
TBST	D2
CLINE	C4
PSTAT2–0	A15,B15,A16
D63–0	C19,D17,D19,D18,A20,B20,C20,D20,E19,E20,F19,F20,G19,G20,H19,H20,J19,J20,K19,K20,L19,L20,M19,M20,N19,N20,P20,P19,R20,S20,S19,R19,T20,T19,U20,T18,V20,U19,U18,T17,U17,V19,W20,V18,V17,U16,V16, W19,W18,W17,W16,V15,W15,U14,V14,W14,V13,W13,V12,W12,W11,V11, W10,V10
BP7–0	B16,A17,B17,A18,A19,B18,C18,B19
TA	U6
TEA	W3
TRTRY	W4
PTA	W5
SR	U5
SSTAT1–0	V2,T4
ARTRY	W2
SHD	V5
AACK	V6

Table 6. MC88110 Signals and Pin Locations (concluded)



Signal	Pin Location
BG	V7
BR	W8
ABB	U3
DBG	W6
DBB	V9
DBUG	A3
BPE	W9
NMI	A5
INT	A6
RST	A4
TDI	A13
TMS	A11
TRST	A10
TCK	A12
TDO	A9
RES2	B14
RES1	A14
RSVD	D5
CKMON	V8
NC	B7,B9,B11,B13,B6

"PRELIMINARY"

MC88110 Mechanical Drawing

NOTES:

- Dimensioning and tolerancing per ANSI Y14.5M, 1982.
- Controlling dimension: Inch



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	51.82	52.83	2.040	2.080
B	51.82	52.83	2.040	2.080
C	2.80	3.55	0.110	0.140
D	0.43	0.48	0.017	0.019
G	2.54	BSC	0.100	BSC
L	3.81	4.31	0.150	0.170